Design-Kit Development Based upon ISiT’s CMOS 1μm Process Technology

نویسنده

  • A. Chenouf
چکیده

This paper summarizes the necessary steps we went through to develop a design-kit for full-custom design based upon ISiT’s CMOS 1μm technology process. All basic information dealing with technology setup, rule decks and analog simulation environment is provided and commented. The design-kit is fully compliant with Cadence Generic Process Design-Kit (GPDK) methodology guide, revision 1.8, September 2002. It has been developed using Cadence IC-Package IC5.1.41 tool-chain version, running under Solaris 10 OS. To validate our design-kit, an inverter cell has been designed according to the standard full-custom design flow. Keywords—Design-Kit (DK), CMOS Process Technology, Clean-room, Cadence CAD Tools.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Ultra Compact Non-volatile Flip-Flop for Low Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology

Today, complex systems are mainly integrated in CMOS technology, which is facing issues in advanced process nodes, in particular for power consumption and heat dissipation. Magnetic devices such as Magnetic Tunnel Junction (MTJ) have specific features: non-volatility, high cyclability (more than 10) and immunity to radiations. Combined with CMOS devices they offer specific and new features to d...

متن کامل

Hybrid CMOS/Magnetic Process Design Kit and application to the design of reliable and low-power non-volatile logic circuits

Spintronics is a continuously expending area of research and development at the merge between magnetism and electronics. It aims at taking advantage of the quantum characteristic of the electrons, i.e. its spin, to create new functionalities and new devices. Spintronic devices typically rely on the Magneto Resistive (MR) effects, which consists in a dependence of the electrical resistance upon ...

متن کامل

Nanocomputing Block based Multi-Context FPGA

As the minimum dimensions of CMOS transistors shrink down to 90 nm and below, some physical obstacles have been observed which prevent rigidly this miniaturization. For example, high transistor leakage currents lead to an important increase of the 'idle' power consumption of CMOS memory arrays (e.g. SRAM). This limits a number of applications, especially for FPGA circuit as its configuration da...

متن کامل

Magnetic memories: From DRAM replacement to ultra low power logic chips

The recent advent of spin transfer torque (STT) has shed a new light on MRAM with the promises of much improved performances and greater scalability to very advanced technology nodes. As a result, MRAM is now viewed as a credible solution for stand-alone and embedded applications where the combination of non-volatility, speed and endurance is key. Whereas the technology is nearing maturity for ...

متن کامل

A Variability Tolerant System-on-Chip Ready Nano-CMOS Analog-to-Digital Converter

As integrated circuit technologies progress to nanoscale, process variations become relatively large and significantly impact circuit performance. The proactive management of process variation during the design process is critical to ensure effective device yield and to keep manufacturing costs down. In the present scenario, designers are searching for analog-to-digital converter (ADC) architec...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010